

Customer No.: 31561
Application No.: 10/064,883
Docket No.: 9134-US-PA

IN THE CLAIMS

Please amend the Claims as follows.

Claims 1-9 (previously withdrawn).

10. (Currently Amended) A split-gate flash memory structure, comprising:

a substrate having a trench therein;

a floating gate formed inside the trench, wherein the upper surface of the floating gate is lower than the upper surface of the substrate;

a tunnel oxide layer formed between the floating gate and the substrate;

a select gate formed inside the trench, wherein the upper surface of the select gate is protruding beyond the upper surface of the substrate; ~~and~~

a gate dielectric layer formed between the floating gate and the select gate;

a dielectric layer formed between the select gate and the substrate, wherein a portion of the dielectric layer is physically in contact with a sidewall of the trench and the select gate; and

a source/drain region formed on each side of the select gate in the substrate, wherein the source/drain region and the floating gate are separated from each other by a distance.

Claim 11 (canceled).

Claim 12 (canceled).

Claim 13 (canceled).

14. (Currently Amended) The split-gate memory of claim ~~12~~10, wherein the gate dielectric layer includes an oxide/nitride/oxide composite layer.

Customer No.: 31561
Application No.: 10/064,883
Docket No.: 9134-US-PA

15. (Currently Amended) The split-gate memory of claim 1210, wherein the structure further includes a lightly doped region formed between the source/drain region and the select gate.

16. (Currently Amended) The split-gate memory of claim 1210, wherein the structure further includes a spacer formed on sidewalls of the select gate.

17. (New) The split-gate memory of claim 16, wherein the spacer includes silicon oxide or silicon nitride.

18. (New) The split-gate memory of claim 10, wherein the dielectric layer includes silicon oxide.

19. (New) The split-gate memory of claim 10, wherein the select gate comprises a doped polysilicon layer.

Customer No.: 31561
Application No.: 10/064,883
Docket No.: 9134-US-PA


CONCLUSION

For at least the foregoing reasons, it is believed that all the pending Claims 10 and 14-19 of the present application patently define over the prior art and are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Respectfully submitted

Date :

April 2, 2004


Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office
7th Floor-1, No. 100
Roosevelt Road, Section 2
Taipei, 100
Taiwan
Tel: 011-886-2-2369-2800
Fax: 011-886-2-2369-7233
Email: belinda@jciigroup.com.tw
Usa@jciigroup.com.tw

A-4